Latest Gate Aptitude Question SOLUTION: Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effec

• Placement Papers
• /
• Gate

Gate Question Papers:

(#M40029676) GATE question GATE-CS Keep an EYE

Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?
option
(A) Immediate Addressing
(B) Register Addressing
(C) Register Indirect Scaled Addressing
(D) Base Indexed Addressing

Asked In Gate Rats (10 years ago)

Unsolved

Is this Puzzle helpful?   (0)   (1) Submit Your Solution